Capacitor Voltage Balancing Strategy Based on Sub-module Capacitor Voltage Estimation for Modular Multilevel Converters

Mahmoud Abdelsalam, Mostafa Marei, Senior Member, IEEE, Sarath Tennakoon, Member, IEEE, and Alison Griffiths

Abstract-The modular multilevel converter (MMC) is expected to be used extensively in high-voltage direct current (HVDC) transmission networks because of its superior characteristics over the line-commutated converter (LCC). A key issue of concern is balancing sub-module capacitor voltages in the MMCs, which is critical for the correct operation of these converters. The majority of voltage balancing techniques proposed thus far require that the measurement of the capacitor voltages use a reliable measuring system. This can increase the capital cost of the converters. This paper presents a voltage balancing strategy based on capacitor voltage estimation using the adaptive linear neuron (ADALINE) algorithm. The proposed estimation unit requires only three voltage sensors per phase for the arm reactors and the output phase voltages. Measurements of sub-module capacitor voltages and associated communication links with the central controller are not needed. The proposed strategy can be applied to MMC systems that contain a large number of sub-modules. The method uses PSCAD/EMTDC, with particular focus on dynamic performance under a variety of operating conditions.

Index Terms-Capacitor balancing, HVDC, MMC.

I. INTRODUCTION

VOLTAGE source converters (VSCs) are being used increasingly in high-voltage direct current (HVDC) transmission systems over line-commutated converters (LCCs), particularly for connecting off shore wind farms. The advantages of using VSC include the ability to control active and reactive power independently, the ability to supply weak or passive networks, and VSC's lower space footprint. Although VSCs have many topologies, the modular multilevel converter (MMC) is considered the most suitable topology for high voltage applications, especially for power transmission and distribution. Their advantages include potential to eliminate harmonic filters with

DOI: 10.17775/CSEEJPES.2016.00010

a sufficient number of voltage levels, elimination of the DC-link capacitor, and low switching losses [1], [2].

The MMC consists of sub-modules connected in a series, and forming a leg in each phase. The sub-module can be a halfbridge or a full-bridge and each sub-module has a capacitor that buffers the energy from the DC to the AC side and vice versa, thus eliminating the DC-link capacitor. As shown in Fig. 1, each phase leg is divided into two arms—upper and lower. Each arm has an identical number of sub-modules to generate balanced voltage between the two arms of each phase. Inductors are installed in arms to smoothen and filter the currents [3], [4].



Fig. 1. Three-phase MMC topology and internal sub-module.

This paper presents a new voltage balancing control technique based on capacitor voltage estimation in place of traditional direct measurement. The main contribution of the proposed technique is the elimination of the communication burden used to send the voltage measurements from submodules to the central controller. As a result, not only the cost is reduced, but the wiring and associated problems are also minimized, which renders the proposed strategy attractive for the practical realization of a MMC with a large number of submodules. The proposed control technique has been evaluated using simulations where a number of case studies were conducted to test the dynamic performance under a variety of operating conditions. Section II shows the modeling of the

Manuscript received September 4, 2015; revised November 23, 2015 and January 23, 2016; accepted January 25, 2016. Date of publication March 30, 2016; date of current version February 22, 2016.

M. Abdelsalam (corresponding author), S. Tennakoon, and A. Griffiths are with the Centre of Energy Efficient Systems, Faculty of Computing, Engineering and Sciences, Staffordshire University, Stoke on trent, ST4 2DE, U.K. (e-mail: mahmoud.abdelsalam@research.staffs.ac.uk; s.b.tennakoon@staffs.ac.uk; a.l.Griffiths@staffs.ac.uk).

M. Marei is with the Electrical Power and Machines Department, Faculty of Engineering, Ain Shams University, Cairo 11517, Egypt (e-mail: mostafa. marei@yahoo.ca)

MMC, including the mathematical representation and the switching algorithm. Section III shows the proposed balancing algorithm while presenting the capacitor voltage estimation technique. Section IV presents the simulation results with some discussions. Finally, a conclusion for the conducted work is presented in section V.

II. MODELING OF MMC

Generally, the operation of the MMC depends on the switching of the sub-module IGBTs. The switching is performed by a switching algorithm, which generates the firing signals to each sub-module [5].

A. MMC Operating Modes

The MMC half bridge sub-module has four operation modes during which energy is transferred:

- *Mode 1:* When S_1 is closed, S_2 is opened, and the arm has positive polarity. The current flows into the capacitor, charging it. The sub-module is then inserted. See Fig. 2(a).
- *Mode 2:* When S_1 is opened, S_2 is closed, and the arm has positive polarity. The sub-module is bypassed, and the current flows towards the next sub-module, keeping the capacitor charge constant. The sub-module is then bypassed. See Fig. 2(b).
- *Mode 3:* S_1 is closed, S_2 is opened, and the arm has negative polarity. The capacitor starts to discharge and then the sub-module is inserted. See Fig. 2(c).
- *Mode 4:* When S_1 is opened, S_2 is closed, and the arm has negative polarity. The current flows towards the next module, keeping the capacitor charge constant, after which and the sub-module is bypassed. See Fig. 2(d).



Fig. 2. Different operating modes of MMC sub-modules. (a) Mode 1. (b) Mode 2. (c) Mode 3. (d) Mode 4.

B. Mathematical Model of MMC

For the purpose of designing an inner control system for the MMC, it is necessary to mathematically analyze the converter. The converter arms, shown in Fig. 3, are represented as variable capacitors connected in a series with arm resistance and inductance [6]. The number of sub-modules per arm and the switching frequency is assumed as infinite to simplify the analysis because of the perfect sinusoidal output voltage and total voltage balancing between arms. The arm capacitance insertion is represented with a modulation value $m_{\text{arm }x}$, where x may be u for upper arm or l for lower arm. The $m_{\text{arm }x}$

is varied from 0 to 1. For example, when $m_{\text{arm u}} = 0$, this indicates that all sub-modules in the upper arm are bypassed and when $m_{\text{arm l}} = 1$, this indicates that all sub-modules in the lower arm are inserted. The value Σv_{Cx} is the sum of arm capacitor voltages. The arm voltage is given by:

$$v_x(t) = m_{\operatorname{arm} x}(t) \cdot \Sigma v_{\operatorname{C} x}.$$
 (1)

The inserted arm capacitance is given by:

ι

$$C_{\operatorname{ins} x} = \frac{C_{\operatorname{SM}}}{N.m_{\operatorname{arm} x}\left(t\right)} \tag{2}$$

where C_{SM} is the capacitance of one sub-module and N is the number of sub-modules per arm. If the arm current is $i_x(t)$, the total capacitor voltage dynamics can be expressed by:

$$\frac{d\Sigma v_{\mathrm{C}x}}{dt} = \frac{i_x\left(t\right)}{C_{\mathrm{ins}\,x}}.$$
(3)

Substituting (2) in (3), the capacitor voltage dynamics can be expressed for the upper and lower arms by:

$$\frac{d\Sigma v_{\rm Cu}}{dt} = \frac{N.m_{\rm arm\,u}.i_{\rm u}}{C_{\rm SM}} \tag{4}$$

$$\frac{d\Sigma v_{\rm Cl}}{dt} = \frac{N.m_{\rm arm\,l}.i_{\rm l}}{C_{\rm SM}}.$$
(5)

The current i_{diff} is the differential current, which circulates between the phase legs. The circulating current of any phase is described as follows:

$$i_{\rm diff} = \frac{i_{\rm u} + i_{\rm l}}{2}.$$
 (6)

By performing the necessary circuit analysis, the output phase voltage v_0 is given by:

$$v_{\rm o} = \frac{v_{\rm dc}}{2} - L_{\rm arm} \frac{di_{\rm u}}{dt} - m_{\rm arm \, u} \Sigma v_{\rm Cu} \tag{7}$$

$$v_{\rm o} = -\frac{v_{\rm dc}}{2} + L_{\rm arm} \frac{di_{\rm l}}{dt} + m_{\rm arm\,l} \Sigma v_{\rm Cl}.\tag{8}$$



Fig. 3. The MMC average model.

1

C. MMC Switching Algorithm

Many switching algorithms have been proposed in the literature [7]–[10], and the modulation techniques that have been used can be divided into two main categories: 1) reference signal based and 2) carrier based. The phase shifted pulse width modulation (PS-PWM), which is one of the well-known carrier based techniques, is utilized because of the following advantages [11]:

- 1) Ease of implementation;
- 2) lower losses due to reduced switching frequency; and
- 3) stable performance during dynamic changes.

In the PS-PWM technique, illustrated in Fig. 4, each submodule has a dedicated triangular carrier waveform with the same magnitude, but with a different phase shift.



Fig. 4. The PS-PWM concept.

The switching signal for a sub-module results from comparing its corresponding carrier wave with the sinusoidal voltage reference signal v_0^* . The phase shift between each consecutive carrier signal is given by:

$$\theta = \frac{360}{N-1}.\tag{9}$$

III. PROPOSED CAPACITOR VOLTAGE ESTIMATION TECHNIQUE

The voltage balancing process is vital for keeping the power quality at the standard level, as it significantly reduces the voltage ripples of the sub-module capacitors [12]–[14]. The proposed algorithm consists of three main stages:

- 1) Capacitor voltage estimation;
- 2) averaging control;
- 3) balancing control for capacitors' voltages.

A. Capacitor Voltage Estimation Technique

The capacitor voltage estimation is performed using the Adaptive Linear Neuron (ADALINE) algorithm. ADALINE is known for its efficiency and its rapid on-line tracking technique for dynamically changing voltage signals. It has been utilized in many applications because of its robust performance, low calculation burden, and accurate results [15], [16]. The ADALINE algorithm is formed by simple calculations that do not consume large computing time, which is very important in the application of capacitor voltage estimation. To estimate the capacitor voltages, the MMC governing equations given

by (7) and (8) are rearranged and rewritten in the vector form as follows:

$$\frac{v_{\rm dc}}{2} - v_{\rm o} - v_{\rm Lu} = \begin{bmatrix} S_{\rm u1} & S_{\rm u2} & \dots & S_{\rm uN} \end{bmatrix} \begin{vmatrix} v_{\rm cu1_est} \\ v_{\rm cu2_est} \\ \vdots \\ v_{\rm cuN \ est} \end{vmatrix}$$
(10)

$$\frac{v_{\rm dc}}{2} + v_{\rm o} - v_{\rm Ll} = \begin{bmatrix} S_{\rm l1} & S_{\rm l2} & \dots & S_{\rm lN} \end{bmatrix} \begin{bmatrix} v_{\rm cl1_est} \\ v_{\rm cl2_est} \\ \vdots \\ v_{\rm clN_est} \end{bmatrix}$$
(11)

where S_{xi} is the switching state for the i^{th} sub-module, $v_{\text{Lu}} = L_{\text{arm}} \frac{di_{\text{u}}}{dt}$, and $v_{\text{Ll}} = L_{\text{arm}} \frac{di_{1}}{dt}$.

The ADALINE algorithm produces a linear combination of its input vector X(k), which represents the switching state of each sub-module whether it is inserted or by-passed at time k, and it is written as follows:

$$\boldsymbol{X}(k) = \begin{bmatrix} S_{x1} & S_{x2} & \dots & S_{xN} \end{bmatrix}^{\mathrm{T}}$$
(12)

where the suffix T refers to the transpose operation. As shown in Fig. 5, the input vector is multiplied by the weight vector W, which resembles the estimated capacitor voltages, given in (10) and (11):

$$\boldsymbol{W}(k) = \begin{bmatrix} v_{\text{cx1_est}} & v_{\text{cx2_est}} & \dots & v_{\text{cxN_est}} \end{bmatrix}.$$
(13)

This multiplication is performed to produce the predicted linear output $\hat{y}(k) = \mathbf{X}^{\mathrm{T}} \mathbf{W}(k)$. The next step is updating the weight vector using an adaptation algorithm called the Widrow-Hoff delta rule given by [17]:

$$\boldsymbol{W}(k+1) = \boldsymbol{W}(k) + \alpha \frac{\boldsymbol{X}(k)(\boldsymbol{y}(k) - \hat{\boldsymbol{y}}(k))}{\boldsymbol{X}(k)^{\mathrm{T}} \boldsymbol{X}(k)}$$
(14)

where α is the reduction factor and $y(k) = \frac{v_{dc}}{2} \pm v_o - v_{Lx}$. The adaptation algorithm is responsible for adjusting the weighting vector, which represents the estimated capacitor voltages so that the linear output of the ADALINE, $\hat{y}(k)$ is equal to its target value y(k). When the error between the measured signal y(k) and the estimated signal $\hat{y}(k)$ converges to zero, the ADALINE algorithm decomposes the signal and estimates capacitor voltages.

It is observed that increasing the reduction factor α increases the convergence speed on account of losing stability as the prediction error may increase dramatically. This observation is a common behavior of the Widrow-Hoff delta rule for all the study cases. A practical value for the reduction factor α is 0.002 for this application. This value is determined based on minimizing the error to guarantee system stability [18]. It is worth mentioning that the proposed capacitor voltage estimation unit is based on three voltage sensors per phase to measure the voltage across the arm reactors and the output phase voltage. This action enables the implementation of a low-cost centralized controller for the MMC with large numbers of submodules, since voltage measurements of sub-modules and their associated communication links are eliminated.



Fig. 5. Block diagram of the proposed capacitors voltages estimation unit based on the ADALINE algorithm.

B. Averaging Control

The concept of averaging control is responsible for controlling the average voltage across a complete leg. Averaging control is formed from two cascaded loops as shown in Fig. 6 [19]. The first loop is the voltage control loop where the estimated average voltage, $\hat{v}_{avg} = (\sum v_{cu_{est}} + \sum v_{cl_{est}})/2N$, is subtracted from the reference capacitor voltage, v_C^* , and the resultant error is processed through a PI controller to generate the reference signal for the differential current, i_{diff}^* . Another PI controller is utilized in the inner loop to regulate the differential current calculated from (6) at its reference signal. The action of the inner loop controller is the averaging voltage signal, v_{avg}^* .

C. Balancing Control for Capacitor Voltages

The balancing control method, presented in Fig. 7, is a centralized control system that generates reference signals for balancing the voltage across sub-module capacitors based on estimated voltages from the ADALINE processing unit. First, the controller subtracts the estimated capacitor voltage of each sub-module from the reference capacitor voltage, v_c^* . The resulting errors are passed to simple proportional (P) controllers. The outputs from the P-controllers are multiplied by the sign of their corresponding arm current to form reference signals for balancing the voltage across capacitors, $v_{cul_bal}, \ldots, v_{cuN_bal}, v_{cll_bal}, \ldots, v_{clN_bal}$. Finally, to form the modulating signal for a sub-module, which is



Fig. 6. Block diagram of the averaging controller.



Fig. 7. Block diagram of the balancing controller.



Fig. 8. Block diagram of the proposed MMC controller.

the balancing control signal for this sub-module, the average voltage command, v_{avg}^* , and the reference phase voltage, v_o^* , are all added. The PS-PWM technique is then utilized to generate the switching signals for the sub-modules of the MMC [20]. Fig. 8 illustrates a block diagram of the proposed integrated control system of the MMC. It is obvious that the proposed scheme eliminates the need for massive numbers of voltage sensors for the sub-module capacitors and their associated communication system with the central controllers. Consequently, the proposed strategy renders its application for an MMC system with a large number of sub-modules.

IV. SIMULATION RESULTS AND DISCUSSIONS

The proposed control scheme for the MMC is simulated using PSCAD/EMTDC software package. The system parameters are shown in Table I. Different simulation cases are considered to examine the dynamic performance of the proposed control strategy for the MMC under different operating conditions. Primarily, the first task is dedicated to performance evaluation of the proposed ADALINE algorithm in order to estimate capacitor voltages used for controlling the MMC under dynamic reference phase voltage changing conditions. The second case is devoted to assessing the dynamic performance of the proposed control strategy during the boost operation of the MMC. Finally, the third case examines the capabilities of the proposed strategy for estimating capacitor voltages under fault conditions in a sub-module, and for determining the faulty sub-module.

TABLE I MMC Model Parameters

Parameter	Value
Rated power	1 MW
Sub-module rated voltage	2,250 V
Rated DC voltage	4,500 V
Arm inductance	3 mH
Sub-module capacitance	1,900 µF
Number of sub-modules per leg	8
Load impedance	30 Ω, 6 mH

A. Dynamic Performance of the Proposed Capacitor Voltage Estimation Based Balancing Strategy

The purpose of this simulation case is to examine the performance of the proposed capacitor voltage estimation based control algorithm for the MMC under dynamic changes occuring in reference phase voltages. The reference capacitor voltage $v_{\rm c}^*$ is set at $v_{\rm dc}/N = 2.25$ kV while the reference phase voltage signal v_0^* is dynamically changed from 0.7 p.u. to 1 p.u. at t = 0.2 s. First, the estimation units for capacitor voltages are disabled and the actual measurements are used in the control system. The three-phase voltages, currents, and capacitor voltages are shown in Fig. 9. A similar result to Fig. 9 is obtained in Fig. 10 where the proposed estimation unit for the capacitor voltages is enabled and utilized in the proposed control system shown in Fig. 8. As displayed in Fig. 10(a), the measured three-phase AC voltages follow their reference signals. As expected, only six sub-modules are utilized when $v_{\rm o}^* = 0.7$ p.u., while all the sub-modules are involved when $v_{0}^{*} = 1$ p.u. The three-phase load currents are displayed in Fig. 10(b). Fig. 10(c) traces the capacitor voltages that are grouped in two main trajectories, one for the upper arm and the other for the lower arm. These two trajectories are out of phase and are identical to that presented in Fig. 9(c), where the measured capacitor voltages are used instead of their estimated signals in controlling the MMC. The proposed MMC controller succeeds



Fig. 9. Disabling the proposed estimation unit. (a) Three-phase voltages. (b) Three-phase load currents. (c) Voltages of leg a sub-modules.



Fig. 10. Enabling the proposed estimation unit. (a) Three-phase voltages. (b) Three-phase load currents. (c) Voltages of leg *a* sub-modules.

in balancing the capacitor voltages at their reference value of 2.25 kV. Moreover, the estimated capacitor voltages and their corresponding actual measurements for the upper and lower arms are presented in Fig. 11 and Fig. 12, respectively.



Fig. 11. Actual and estimated voltages of the upper arm sub-modules of phase *a*.

Fast tracking with accurate performance of the proposed ADALINE algorithm for estimating the sub-module capacitor voltages are evident. Furthermore, the circulating current is tightly tracking its reference signal, as demonstrated in Fig. 13(a). Fig. 13(b) and Fig. 13(c) illustrate the actions of the averaging controller in Fig. 6 and the balancing controller in Fig. 7 for the first sub-module at the upper arm $v_{cu1 bal}^*$, respectively. These results reveal efficient utilization of the proposed capacitor voltage estimation techniques for the MMC's control algorithm.



Fig. 12. Actual and estimated voltages of the lower arm sub-modules of phase *a*.



Fig. 13. Different controllers action for leg a. (a) Actual and reference waveform of the circulating current. (b) Averaging voltage reference. (c) Balancing voltage reference for the first sub-module of the upper arm.

B. Dynamic Performance During Boost Operation of MMC

In this test scenario, the reference phase voltage signal v_o^* is kept at 1 p.u., and the capacitor reference voltage command is increased from 2.25 kV to 2.5 kV at t = 0.4 s. Setting v_c^* at values higher than v_{dc}/N results in boost operation of the MMC, which is useful in compensating for the load voltage during sub-module faults.

Fig. 14(a) indicates increase in output three-phase voltages from the MMC at t = 0.4 s when the proposed controller succeeds in boosting and balancing the capacitor voltages at the new set value of 2.5 kV, as illustrated in Fig. 14(c). Yet again, the fast dynamics that tolerates error of the proposed capacitor voltage estimation units are revealed in Fig. 15 and Fig. 16 for the sub-modules at both upper and lower arms, respectively. Boosting the capacitor voltages increases the circulating current, and hence the balancing voltage signal escalates, as demonstrated in Fig. 17.



Fig. 14. Boost operation of the MMC. (a) Three-phase voltages. (b) Three-phase load currents. (c) Voltages of leg a sub-modules.



Fig. 15. Actual and estimated voltages of the upper arm sub-modules of phase a during the boost operation.



Fig. 16. Actual and estimated voltages of the lower arm sub-modules of phase a during boost operations.



Fig. 17. Different controller actions for leg a during the boost operation. (a) Actual and reference waveform of the circulating current. (b) Averaging voltage reference. (c) Balancing voltage reference for the first sub-module of the upper arm.

C. Performance Under Sub-module Fault

This task is devoted to assessing the capabilities of the proposed strategy for estimating capacitor voltages under fault conditions in a sub-module. A short-circuit fault is programmed to strike the upper switch of the third sub-module in the upper arm of phase a at t = 0.8 s. As a result, the voltage and current of phase a are distorted, as shown in Fig. 18(a) and Fig. 18(b), respectively. Fig. 18(c) indicates the collapse of the DC voltage of the faulty sub-module to zero at the fault instance. Consequently, the voltages of the



Fig. 18. Operation during a fault on the third sub-module of the upper arm. (a) Three-phase voltages. (b) Three-phase load currents. (c) Voltages of leg a sub-modules.

upper arm capacitors increase due to voltage drop in the faulty sub-module, while the voltages of the lower arm capacitors oscillate around the set value.

Fig. 19 and Fig. 20 demonstrate the fast dynamic response of the proposed ADALINE algorithm for estimating the DC voltages of different sub-modules. This result reveals that the proposed ADALINE algorithm succeeds in determining the faulty sub-module where the greatest deviation of the estimated capacitor voltage occurs. As a result, the proposed estimation unit is a candidate for sub-module fault detection and localization, which are essential tasks for fault-tolerant control of the MMC. During the fault, the circulating current, averaging, and balancing control signals oscillate with the power frequency component, as illustrated in Fig. 21.



Fig. 19. Actual and estimated voltages of the upper arm sub-modules of phase a during a fault on the third sub-module of the upper arm.



Fig. 20. Actual and estimated voltages of the lower arm sub-modules of phase a during a fault on the third sub-module of the upper arm.



Fig. 21. Different controller actions for leg a during the faulty sub-module. (a) Actual and reference waveform of the circulating current. (b) Averaging voltage reference. (c) Balancing voltage reference for the first sub-module of the upper arm.

V. CONCLUSION

This paper presents an estimation unit based on the ADA-LINE algorithm for the sub-module DC voltages of the MMC. For each leg of the MMC, the proposed estimation unit requires only three sensors: one for the phase voltage and the other two for the voltages across the arm reactors. The proposed estimation unit is then integrated into a control strategy to balance the voltages across the sub-modules of the MMC. The proposed technique eliminates the need for direct measurement of capacitor voltages and associated communication systems, which renders it suitable for implementing a lowcost centralized controller for the MMC with a large number of sub-modules. The fast response and accurate tracking of the estimation unit under different dynamic conditions are validated in simulation results. Furthermore, the proposed MMC controller successfully balances the capacitor voltages at their set values even in boost operation mode. Finally, the circulating current is able to tightly track its reference signal, and the results demonstrate that the proposed ADALINE algorithm is able to successfully determine the faulty submodule, which is required for implementing fault-tolerant control of the MMC.

REFERENCES

- M. Perez, S. Bernet, J. Rodriguez, S. Kouro and R. Lizana, "Circuit topologies, modeling, control schemes, and applications of modular multilevel converters," *IEEE Transactions on Power Electronics*, vol. 30, no. 1, pp. 4–17, 2015.
- [2] W. Li, L. Gregoire, and J. Bélanger, "Control and performance of a modular multilevel converter system," presented at CIGRÉ Canada Conference on Power Systems, September 2011.
- [3] L. Hui, L. C. Poh, and F. Blaabjerg, "Review of fault diagnosis and faulttolerant control for modular multilevel converter of HVDC," in proceedings of *IECON 2013, Industrial Electronics Society*, pp. 1242–1247, 2013.

- [4] W. Zhang, D. Xu, P. Enjeti, H. Li, J. Hawke, and H. Krishnamoorthy, "Survey on fault-tolerant techniques for power electronic converters," *IEEE Transactions on Power Electronics*, vol. 29, no. 12, pp. 6319– 6331, 2014.
- [5] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," *IEEE Industrial Electronics Magazine*, vol. 2, no. 2, pp. 28, 39, 2008.
- [6] A. Antonopoulos, L. Angquist, and H.-P. Nee, "On dynamics and voltage control of the modular multilevel converter," in *Proceedings of 13*th *European Conference on Power Electronics and Applications EPE'09*, 2009, pp. 1242–1247.
- [7] G. Konstantinou and V. Agelidis, "Performance evaluation of half-bridge cascaded multilevel converters operated with multicarrier sinusoidal PWM techniques," in *Proceedings of 4th Conference on Industrial Electronics and Applications ICIEA 2009*, 2009, pp. 3399–3404.
- [8] A. Hassanpoor, S. Norrga, H. Nee, and L. Angquist, "Evaluation of different carrier-based PWM methods for modular multilevel converters for HVDC application," in *Proceedings of 38th Annual Conference on IEEE Industrial Electronics Society IECON 2012*, 2012, pp. 388–393.
- [9] C. I. Odeh, "Modular multilevel converter," *Electric Power Components and Systems*, vol. 43, no. 1, pp. 1–9, 2015.
- [10] B.-S. Jin, W. Kyo Lee, T.-J. Kim, D.-W. Kang, and D.-S. Hyun, "A study on the multi-carrier PWM methods for voltage balancing of flying capacitor in the flying capacitor multi-level inverter," in *Proceedings of* 31st Annual Conference of IEEE Industrial Electronics Society IECON 2005, 2005, pp. 1–6.
- [11] G. S. Konstantinou and V. G. Agelidis, "Performance evaluation of half-bridge cascaded multilevel converters operated with multicarrier sinusoidal PWM techniques," in *Proceedings of 4th IEEE Conference* on Industrial Electronics and Applications ICIEA2009, 2009, pp. 3399– 3404.
- [12] S. Xu and A. Huang, "Circulating current control of double-star chopper cell modular multilevel converter for HVDC system," in *Proceedings of 38th Annual Conference on IEEE Industrial Electronics Society IECON* 2012, 2012, pp. 1234–1239.
- [13] M. Saeedifard and R. Iravani, "Dynamic performance of a modular multilevel back-to-back HVDC system," *IEEE Transactions on Power Delivery*, vol. 25, pp. 2903–2912, Oct. 2010.
- [14] R. Darus, J. Pou, G. Konstantinou, S. Ceballos, and V. G. Agelidis, "A modified voltage balancing sorting algorithm for the modular multilevel converter: evaluation for staircase and phase-disposition PWM," in 29th *Conference on Applied Power Electronics APEC 2014*, 2014, pp. 255– 260.
- [15] M. I. Marei, E. F. El-Saadany, and M. M. A. Salama, "Experimental evaluation of envelope tracking techniques for voltage disturbances," *Electric Power System Research (Elsevier)*, vol. 80, no. 3, pp. 339–344, 2010.
- [16] M. I. Marei, N. El-Sayad, and A. A. El-Sattar "PV interface system with LVRT capability based on a current controlled HFAC link converter," *Sustainable Energy Technologies and Assessments*, vol. 9, pp. 55–62, 2015.
- [17] B. Widrow and M. A. Lehr, "30 years of adaptive neural networks: perceptrons, madaline and backpropagation," *IEEE Proceedings*, vol. 78, pp. 1415–1442, 1990.
- [18] H. Stefen. "Robust stability analysis of adaptation algorithms for single perceptron," *IEEE Transactions on Neural Networks*, vol. 2, pp. 325– 328, 1991.
- [19] M. Hagiwara and H. Akagi, "Control and experiment of pulse widthmodulated modular multilevel converters," *IEEE Transactions on Power Electronics*, vol. 24, no. 7, pp. 1737–1746, 2009.
- [20] H. Akagi, S. Inoue, and T. Yoshii, "Control and performance of a transformerless cascade PWM STATCOM with star configuration," *IEEE Transactions on Industrial Applications*, vol. 43, no. 4, pp. 1041–1049, 2007.



Mahmoud Abdelsalam received the B.Sc. (Hons.) and M.Sc. degrees from Arab Academy for Science and Technology, Cairo, Egypt, in 2008 and 2011, respectively. He is currently working on his Ph.D. degree at Staffordshire University, Stoke-on-Trent, U.K. From 2008 to 2013, he worked as a teaching assistant in the Department of Electrical Engineering and Control, College of Engineering and Technology, Arab Academy for Science and Technology, Cairo, Egypt. His research interests include power system protection, renewable energy technologies,

and application of power electronics in power systems and control systems technologies.



Mostafa I. Marei (SM'2014) received the B.Sc. (Hons.) and M.Sc. degrees from Ain Shams University, Cairo, Egypt, in 1997 and 2000, respectively, and the Ph.D. degree from the University of Waterloo, Waterloo, ON, Canada, in 2004, all in electrical engineering. From 2004 to 2006 he was a postdoctoral fellow with the University of Waterloo. Currently, he is an Associate Professor with the Department of Electrical Power and Machines, Ain Shams University. His research interests include power electronics, distributed and renewable

generation, microgrids, power quality, custom power, electrical drives, and artificial intelligent applications in power systems. Dr. Marei holds the State Incentive Award in Engineering Sciences, Academy of Scientific Research and Technology, Egypt. His biography is listed in Marquis Who's Who in the World.



Sarath B. Tennakoon (M'87) received the B.Sc. degree in electrical engineering from the University of Moratuwa, Moratuwa, Sri Lanka, the M.Sc. degree from the University of Aston, Birmingham, U.K., and the Ph.D. degree in electrical engineering and electronics from the University of Central Lancashire, Lancashire, U.K. He is a Professor of power electronic systems and the Director of Centre for Energy Efficient Systems, Staffordshire University, Stoke-on-Trent, U.K. His research interests are DC grids and HVDC, power system protection, and

power electronics and harmonics.



Alison Griffiths received the B.Eng. (Hons.), M.Eng., and Ph.D. degrees from Staffordshire University, Stoke-on-Trent, U.K., in 1998, 1999, and 2004, respectively. She is currently working as a full-time senior lecturer within the Faculty of Computing, Engineering and Sciences, Staffordshire University, Stoke-on-Trent, UK. She also worked with several companies on industrial collaborations. Her research interests include control system technologies, estimation and optimization techniques, wireless sensor networks and battery life optimization

techniques.