Hussain, Ahmed A., Tayem, Nizar, SOLIMAN, Abdel-Hamid and Radaydeh, Redha M. (2019) FPGA-Based Hardware Implementation of Computationally Efficient Multi-Source DOA Estimation Algorithms. IEEE Access, 7. pp. 88845-88858. ISSN 2169-3536
IEEEAccess_FPGA_DOA_Estimation-final_rev.pdf - Publisher's typeset copy
Available under License Type Creative Commons Attribution 4.0 International (CC BY 4.0) .
Download (1MB) | Preview
Abstract or description
ABSTRACT Hardware implementation of proposed direction of arrival (DOA) estimation algorithms based on Cholesky and LDL decomposition is presented in this paper. The proposed algorithms are implemented for execution on an FPGA (field programmable gate array) as well as a PC (running LabVIEW) for multiple non-coherent sources located in the far-field region of a uniform linear array (ULA). Prototype testbeds built using National Instruments (NI) Universal Software Radio Peripheral (USRP) software defined radio (SDR) platform and Xilinx Virtex-5 FPGA are originally constructed for the experimental validation of the proposed algorithms. Results from LabVIEW simulations and real-time hardware experiments demonstrate the effectiveness of the proposed algorithms. Specifically, the implementation of proposed algorithms on a Xilinx Virtex-5 FPGA using LabVIEW software clarifies their efficiency in terms of computation time and resource utilization, which make them suitable for real-time practical applications. Moreover, performance comparison with QR decomposition-based DOA algorithms as well as similar FPGA-based implementations reported in the literature is conducted in terms of estimation accuracy, computation speed, and FPGA resources consumed.
Item Type: | Article |
---|---|
Faculty: | School of Creative Arts and Engineering > Engineering |
Depositing User: | Abdel-Hamid SOLIMAN |
Date Deposited: | 30 Sep 2019 14:25 |
Last Modified: | 24 Feb 2023 13:57 |
URI: | https://eprints.staffs.ac.uk/id/eprint/5888 |